A PVT Tolerant STM-16 Clock-and-Data Recovery LSI Using an On-Chip Loop-Gain Variation Compensation Architecture in 0.20-µm CMOS/SOI
Downloads
Published
2008-04-01
Issue
Section
Papers
Login to access subscriber-only resources.
The Florida OJ service is provided through the FLVC Library Services. | FLVC Privacy Policy.