An Integrated Timing and Dynamic Supply Noise Verification for Multi-10-Million Gate SoC Designs

Authors

• Kenji SHIMAZAKI
• Makoto NAGATA
• Mitsuya FUKAZAWA
• Shingo MIYAHARA
• Masaaki HIRATA
• Kazuhiro SATOH
• Hiroyuki TSUJIKAWA