Scalable FPGA/ASIC Implementation Architecture for Parallel Table-Lookup-Coding Using Multi-Ported Content Addressable Memory

Authors

• Takeshi KUMAKI
• Yutaka KONO
• Masakatsu ISHIZAKI
• Tetsushi KOIDE
• Hans Jurgen MATTAUSCH