All Digital Dividing Ratio Changeable PLL Using Delay Clock Pulse with Low Jitter

Authors

• Mitsutoshi YAHARA
• Kuniaki FUJIMOTO
• Hirofumi SASAKI
• Takashi SHIBUYA
• Yoshinori HIGASHI