VLSI Implementation of a 4<img src="/img_font/cd0215f.gif" border="0">4-bit Multiplier in a Two Phase Drive Adiabatic Dynamic CMOS Logic

Authors

• Yasuhiro TAKAHASHI
• Toshikazu SEKINE
• Michio YOKOYAMA