A Power- and Area-Efficient SRAM Core Architecture with Segmentation-Free and Horizontal/Vertical Accessibility for Super-Parallel Video Processing

  • Junichi MIYAKOSHI
  • Yuichiro MURACHI
  • Tomokazu ISHIHARA
  • Hiroshi KAWAGUCHI
  • Masahiko YOSHIMOTO
Published
2006-11-01