A Power- and Area-Efficient SRAM Core Architecture with Segmentation-Free and Horizontal/Vertical Accessibility for Super-Parallel Video Processing

Authors

• Junichi MIYAKOSHI
• Yuichiro MURACHI
• Tomokazu ISHIHARA
• Hiroshi KAWAGUCHI
• Masahiko YOSHIMOTO