Skip to main content Skip to main navigation menu Skip to site footer
IEICE Transactions on Electronics
  • Archives
  • About
    • About the Journal
    • Submissions
    • Privacy Statement
    • Contact
Search
  • Login
  1. Home /
  2. Archives /
  3. Vol. E88-C, No. 7 July 2005 /
  4. Papers

Simple Design Formula for Parallel Plate Mode Suppression by Ground Via-Holes in Multi-Layered Packages

Authors

  • Takeshi YUASA
  • Tamotsu NISHINO
  • Hideyuki OH- HASHI

Downloads

  • Requires Subscription PDF

Published

2005-07-01

Issue

Vol. E88-C, No. 7 July 2005

Section

Papers

Subscription

Login to access subscriber-only resources.

Information

  • For Readers
  • For Authors
  • For Librarians

The Florida OJ service is provided through the FLVC Library Services. | FLVC Privacy Policy.

More information about the publishing system, Platform and Workflow by OJS/PKP.